TU Berlin

Embedded Systems ArchitectureLal, Sohan

AES Logo

Page Content

to Navigation

Sohan Lal


Contact information
E-N 638
+49 (0)30 314-22290

Office hours:
with appointment
Sekretariat EN 12
Einsteinufer 17
D-10587 Berlin


How a Single Chip Causes Massive Power Bills - GPUSimPow: A GPGPU Power Simulator
Citation key lucas2013:ispass
Author Jan Lucas and Sohan Lal and Michael Andersch and Mauricio Alvarez Mesa and Ben Juurlink
Title of Book Proc. IEEE Int. Symposium on Performance Analysis of Systems and Software (ISPASS)
Year 2013
Month April
Link to publication Download Bibtex entry



Sohan Lal is a postdoctoral researcher at the Technical University of Berlin (TU Berlin), working on a DFG funded research project on advanced modeling and runtime support for large-scale HPC clusters. He graduated with a Ph.D. in Computer Engineering from TU Berlin in August 2019. His dissertation was titled “Power Modeling and Architectural Techniques for Energy-Efficient GPUs” and was supervised by Prof. Ben Juurlink. At TU Berlin, he worked on two EU funded research projects on low power parallel computing on GPUs (LPGPU), where he led several tasks, collaborated with consortium members to deliver joint deliverables and contributed significantly to their success. His Ph.D. dissertation work was also conducted in the context of LPGPU projects. For his dissertation, he investigated bottlenecks that cause low performance and low energy efficiency in GPUs and proposed architectural techniques to improve performance and energy efficiency. The results of the dissertation were published in several reputed conferences such as IPDPS, DATE, ISPASS. He won several grants such as HiPEAC travel grants, a HiPEAC collaboration grant to visit Prof. Henk Coporaal (TU/e) that led to a joint publication at DATE. He was a semifinalist at ACM SRC held at MICRO'18. He is interested in computer architecture in general and graphics processing unit (GPU) architecture in particular and his broad research interests power and performance modeling, performance bottlenecks identification, memory systems, heterogeneous computing, approximate computing, applied machine learning, and GPU security.

Before Ph.D., he received his masters from the Indian Institute of Technology, Delhi (IITD) in 2011. Before that, he worked as a Lecturer at Shri Mata Vaishno Devi University, which was the first teaching stint that made him deeply passionate and excited about teaching and mentorship. He also worked as an IT specialist in the Government of India. He received his bachelor in Computer Science and Engineering from Government College of Engineering and Technology (GCET), Jammu, India in 2003.


Quick Access

Schnellnavigation zur Seite über Nummerneingabe