TU Berlin

Embedded Systems ArchitectureChi, Chi Ching

AES Logo

Page Content

to Navigation

Chi Ching Chi

Contact

Contact information
Room:
E-N 601/602
Tel.:
+49 (0)30 314-21357
E-Mail

Office hours:
with appointment
Address:
Sekretariat EN 12
Einsteinufer 17
D-10587 Berlin

Publications

Tareq Alawneh and Chi Ching Chi and Ben Juurlink (2014). Proximity Coherence for Instruction Caches in Tiled CMP Architectures. Proc. 10th Int. Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems, Fiuggi, Italy (ACACES' 14). High Performance and Embedded Architecture and Compilation, 81-84.


Tareq Alawneh and Chi Ching Chi and Ahmed Elhossini and Ben Juurlink (2015). A Proximity Scheme for Instruction Caches in Tiled CMP Architectures. Proc. 26. GI/ITG Workshop Parallel -Algorithmen, -Rechnerstrukturen und -Systemsoftware (PARS), Universität Potsdam, Potsdam, Germany


Michael Andersch and Chi Ching Chi and Ben Juurlink (2012). Programming Parallel Embedded and Consumer Applications in OpenMP Superscalar. Proceedings of the 17th ACM SIGPLAN symposium on Principles and Practice of Parallel Programming. ACM, 281–282.


Michael Andersch and Chi Ching Chi and Ben Juurlink (2012). Using OpenMP Superscalar for Parallelization of Embedded and Consumer Applications. Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation


Michael Andersch and Ben Juurlink and Chi Ching Chi (2011). A Benchmark Suite for Evaluating Parallel Programming Models. Proceedings 24th Workshop on Parallel Systems and Algorithms


Benjamin Bross and Mauricio Alvarez-Mesa and Valeri George and Chi Ching Chi and Tobias Mayer and Ben Juurlink and Thomas Schierl (2013). HEVC Real-time Decoding. Proc. SPIE. Applications of Digital Image Processing XXXVI, 88561R-88561R-11.


Benjamin Bross and Valeri George and Mauricio Alvarez-Mesa and Tobias Mayer and Chi Ching Chi and Jens Brandenburg and Thomas Schierl and Detlev Marpe and Ben Juurlink (2013). HEVC Performance and Complexity for 4K Video. Proc. Third IEEE Int. Conf. on Consumer Electronics - Berlin (ICCE-Berlin), 44-47.


Chi Ching Chi and Mauricio Alvarez Mesa and Ben Juurlink and Clare, G. and Henry, F. and Pateux, S. and Schierl, T. (2012). Parallel Scalability and Efficiency of HEVC Parallelization Approaches. IEEE Transactions on Circuits and Systems for Video Technology


Chi Ching Chi and Mauricio Alvarez-Mesa and Ben Juurlink (2015). Low-Power High-Efficiency Video Decoding Using General-Purpose Processors. ACM Transaction on Architecture and Code Optimization. ACM, 56:1–56:25.


Chi Ching Chi and Mauricio Alvarez-Mesa and Benjamin Bross and Ben Juurlink and Thomas Schierl (2015). SIMD Acceleration for HEVC Decoding. IEEE Transactions on Circuits and Systems for Video Technology, 841-855.


Chi Ching Chi and Ben Juurlink and C.H. Meenderinck (2010). Evaluation of Parallel H.264 Decoding Strategies for the Cell Broadband Engine. Proceedings International Conference on Supercomputing (ICS)


Chi Ching Chi and Mauricio Alvarez-Mesa and Jan Lucas and Ben Juurlink and T. Schierl (2013). Parallel HEVC Decoding on Multi- and Many-core Architectures. A Power and Performance Analysis.. Journal of Signal Processing Systems


Chi Ching Chi and Mauricio Alvarez Mesa and Ben Juurlink and V. George and T. Schierl (2013). Improving the Parallelization Efficiency of HEVC Decoding. Proceedings of the 2012 International Conference on Image Processing (ICIP)


Chi Ching Chi and Ben Juurlink (2011). A QHD-Capable Parallel H.264 Decoder. Proceedings 25th International Conference on Supercomputing


Matthias Göbel and Ahmed Elhossini and Chi Ching Chi and Mauricio Alvarez-Mesa and Ben Juurlink (2017). A Quantitative Analysis of the Memory Architecture of FPGA-SoCs. Proceedings of the 13th International Symposium on Applied Reconfigurable Computing (ARC 2017). Best Paper Award winner.


Navigation

Quick Access

Schnellnavigation zur Seite über Nummerneingabe