direkt zum Inhalt springen

direkt zum Hauptnavigationsmenü

Sie sind hier

TU Berlin

Inhalt des Dokuments

Tareq Alawneh

Contact

Contact information
Room:
E-N 606
Tel.:
+49 (0)30 314-73423
E-Mail
tareq [1]
Office hours:
with appointment
Address:
Sekretariat EN 12
Einsteinufer 17
D-10587 Berlin

Research

  • Proximity Coherence for Instruction Memory in Tiled CMP Architectures.

Publications

Tareq Alawneh and Chi Ching Chi and Ben Juurlink (2014). Proximity Coherence for Instruction Caches in Tiled CMP Architectures [5]. Proc. 10th Int. Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems, Fiuggi, Italy (ACACES' 14). High Performance and Embedded Architecture and Compilation, 81-84.


Tareq Alawneh and Chi Ching Chi and Ahmed Elhossini and Ben Juurlink (2015). A Proximity Scheme for Instruction Caches in Tiled CMP Architectures [6]. Proc. 26. GI/ITG Workshop Parallel -Algorithmen, -Rechnerstrukturen und -Systemsoftware (PARS), Universität Potsdam, Potsdam, Germany


Tareq Alawneh and Ahmed Elhossini (2016). A data access prediction unit for multimedia applications [7]. 2016 28th International Conference on Microelectronics (ICM), 125-128.


------ Links: ------

Zusatzinformationen / Extras

Quick Access:

Schnellnavigation zur Seite über Nummerneingabe

Copyright TU Berlin 2008