direkt zum Inhalt springen

direkt zum Hauptnavigationsmenü

Sie sind hier

TU Berlin

Page Content

Free configurable VLIW/TTA Hybrid Architecture

Description

Lupe

Very Long Instruction Word (VLIW) and so-called Transport Triggered Architectures (TTA) are potentially simpler and hence more power-efficient than superscalar architectures since they do not need hardware to detect instruction-level parallelism. We have developed an FPGA-prototype of a hybrid VLIW/TTA architecture named SynZEN. It consists of a customizable set of functional units (FUs) with associated register files and a customizable interconnection network between the FUs. SynZEN is less complex than a VLIW architecture because the register file is fully distributed while in a VLIW several or all FUs share a register file. It is less complex than a TTA architecture because data out of a local register files can be used instead of a transportation step throw the network . The goal of this project is to extend the SynZEN architecture with several features such as caches and to develop compiler support for it. Furthermore, we intend to investigate how the SynZEN architecture can be deployed as an ILP accelerator in heterogeneous multicores.

People involved

Publications

Transport Triggered Interconnection Network for a Scalable Application-Specific Processor
Citation key HaMoGrJu:synZEN:2010
Author Stefan Hauser and Nico Moser and Carsten Gremzow and Ben Juurlink
Title of Book ACACES 2010 - Poster Abstracts
Pages 155–158
Year 2010
ISBN 978-90-382-1631-7
Location Ghent, BE
Publisher High Performance and Embedded Architecture and Compilation
Link to publication Download Bibtex entry

Zusatzinformationen / Extras

Quick Access:

Schnellnavigation zur Seite über Nummerneingabe

Auxiliary Functions