TU Berlin

Embedded Systems ArchitecturePARS-Workshop 2019

AES Logo

Page Content

to Navigation

PARS-Workshop 2019 on 21./22.03. at TU Berlin

Welcome in Berlin for the 28th PARS-Workshop of the Gesellschaft für Informatik e.V.!

Further information, e.g. about the Call for Paper and paper submission, can be found at https://fg-pars.gi.de/veranstaltung/pars-workshop-2019/




To register for the workshop please fill this form and send a copy by email to wolfgang.karl@kit.edu or by Fax to +49 721 608 43962 and transfer the workshop fee (120 Euro) to the following bank account:

Account holder: Gesellschaft für Informatik e.V.

IBAN: DE59 3705 0198 1934 7089 73


Reason for payment: PARS19-Name



How to get there

The workshop will take place at TU Berlin, close to railway station Zoologischer Garten. Information on how to get there by plane, train or car can be found at https://www.tu-berlin.de/menue/service/standortuebersicht/anreise_tipps/parameter/en/




The two nearest hotels are

B&B Hotel Berlin-Tiergarten (https://www.hotelbb.de/de/berlin-tiergarten, 500m away, 52 EUR per night)

and the

Novotel Hotel Berlin Am Tiergarten (https://www.accorhotels.com/de/hotel-3649-novotel-berlin-am-tiergarten/index.shtml, 650m away, 112 EUR per night).


Around the nearby railway station Zoologischer Garten you can find plenty of other hotels in all price ranges.



Location of scientific program and lunches


The scientific program takes place in the main building of TU Berlin, Straße des 17. Juni 135, 10623 Berlin, in room H1035. You can find the building in the center of the map to the right, marked with "H".


When standing in front of the main entrance of the building, enter it and you can see stairs on the right leading to the first floor. Take these stairs. In the first floor, ignore the other stairs and just go straight ahead to the end of the corridor. Turn left and after a few steps, you are in front of room H1035, where the scientific program takes place.


For lunches, we will use the staff cafeteria on the eight floor of the math building. You can find the math building on the campusplan on the other side of the Straße des 17. Juni in the building labeled "MA".




Donnerstag, 21. März 2019

10:00 - 10:30 Registrierung

10:30 - 11:30 Tutorial

  • Mobile Power Modeling using the LPGPU2 Tool Suite. Nadjib Mammeri, TU Berlin

11:30 - 12:30 Mittagspause

12:30 - 12:45 Begrüßung

12:45 - 13:45 Sitzung 1: Anwendungen

  • The Evolution of Secure Hash Algorithms. Frederik Pfautsch, Nils Schubert, Conrad Orglmeister, Maximilian Gebhart, Philipp Habermann, Ben Juurlink, TU Berlin
  • Evaluating the Usability of Asynchronous Runge-Kutta Methods for Solving ODEs. Christopher Greene, Markus Hoffmann, KIT

13:45 – 14:30 Sitzung 2: Eingeladener Vortrag

  • Programming abstractions: When domain-specific goes mainstream. Prof. Dr.-Ing. Jeronimo Castrillon, TU Dresden

14:30 - 15:00 Kaffeepause

15:00 - 16:00 Sitzung 3: Speicherleistung und Fehlertoleranz

  • Reducing DRAM Accesses through Pseudo-Channel Mode. Farzaneh Salehiminapour, Jan Lucas, Matthias Goebel, Ben Juurlink, TU Berlin
  • Symptom-based Fault Detection in Modern Computer Systems. Thomas Becker, Nico Rudolf, KIT, Dai Yang, TU München

16:00 - 16:45 Sitzung 4: Eingeladener Vortrag

  • Edge Computing: Parallel Systems in the Age of the Industrial Internet of Things (IIoT). Dr.-Ing. Alexander Willner, Fraunhofer FOKUS / TU Berlin

18:00 - 19:00 Abendveranstaltung

  • Führung durch das Computerspielemuseum, Karl-Marx-Allee 93a, Berlin

19:30 - 21:00 Abendessen

    • Mexikanisches Restaurant Acapulco, Karl-Marx-Allee 115, Berlin


    Freitag 22. März 2019

    08:30 - 09:30 Mitgliederversammlung und LG-Sitzung der FG PARS

    09:30 - 10:30 Sitzung 5: GPUs

    • Memory-aware Weight Pruning for Deep Neural Networks. Thomas Hartenstein, Daniel Maier, Biagio Cosenza, Ben Juurlink, TU Berlin
    • GPU-beschleunigte Time Warping-Distanzen. Jörg P. Bachmann, Kevin M. Trogant, Johann-Christoph Freytag

    10:30 - 11:00 Kaffeepause

    11:00 - 12:00 Sitzung 6: FPGAs

    • Generating Optimized FPGA Based MPSoCs to Parallelize Legacy Embedded Software with Customizable Throughput. Kris Heid, Christian Hochberger, TU Darmstadt
    • A Quantitative Analysis of Processor Memory Bandwidth of an FPGA-MPSoC. Robert Drehmel, Matthias Göbel, Ben Juurlink, TU Berlin

    12:00 - 13:00 Mittagspause

    13:00 - 14:30 Sitzung 7: Programmiermodelle, Scheduling

    • Influence of Discretization of Frequencies and Processor Allocation on Static Scheduling of Parallelizable Tasks with Deadlines. Sebastian Litzinger, Jörg Keller, FernUniversität Hagen
    • Enabling Malleability for Livermore Unstructured Lagrangian Explicit Shock Hydrodynamics using LAIK. Amir Raoofy, Dai Yang, Josef Weidendorfer, Carsten Trinitis, Martin Schulz, TU München
    • Comparing MPI Passive Target Synchronization Schemes on a Non-Cache-Coherent Shared-Memory Processor. Steffen Christgau, Bettina Schnor, Universität Potsdam

    14:30 - 14:45 Schlussworte, Ende des Workshops



    Social Event and Dinner

    We are planning to visit the Museum of Computer Games (http://www.computerspielemuseum.de/1210_Home.htm) and have dinner in the restaurant Acapulco (http://www.acapulco-berlin.de/). Both places can be reached by public transportation (U5, stop Weberwiese).




    Quick Access

    Schnellnavigation zur Seite über Nummerneingabe