Page Content
Multicore Systems
| Course | Multicore
Systems |
|---|---|
| Course Number | 0433 L 333 |
| Module Duration | One
Semester |
| Credits Points (according to ECTS) | 4 SWS / 6 ETCS |
| Catalog | 1 and 6 |
| Code
Designation | MINF‐SE‐MAR |
| Contact | mca@aes.tu-berlin.de [1]
|
| Language of
instruction | English |
| Registration | ISIS
[2] |
Objectives
[3]- © Intel
- Understand the technology evolution to multicore.
- Become familiar with different types of multicore systems such as cache coherent, shared memory architectures, distributed message-passing architectures, and Graphics Processing Units (GPUs).
- Understand how different multicore systems are programmed.
- Be able to select the most suitable multicore system for an application domain.
- Be able to read and understand recent research papers on multicore architectures.
Topics
- [4]
- © ARM
- Parallel programming models
- Symmetric multicores
- Snoopy cache coherence
- Scalable multicores
- Directory protocols
- Synchronization
- Memory consistency
- Transactional memory
- GPUs
- ...
Tutorial
The tutorial is a mixture of assignments and lab
hours.
The assignments should consolidate the topic from
the lecture.
During the lab the students will implement
some of the cache coherence protocols that they will learn in the
lecture using SystemC, and they will also do some basic GPU
programming using CUDA. Basic knowledge of C and C++ is required. The
lab assignments will be graded.
Module Examination and Grading Procedures
The exam consists of several
achievements (Portfolioprüfung): The practical work contributes with
50% and the final test with 50%.
parameter/en/font3/maxhilfe/id/91338/?no_cache=1&as
k_mail=Yr5E9QAEsVaadWTjIpbnDA935iOxFd3sP5CDk1dJnCk%3D&a
mp;ask_name=MCA
rvice/images/Nehalem_Die_callout.jpg
rvice/images/armdeliverst.jpg
Zusatzinformationen / Extras
Quick Access:
Schnellnavigation zur Seite über Nummerneingabe
Auxiliary Functions
- Font size:
Copyright TU Berlin 2008